

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/975,961	10/15/2001	Albert Lespagnol	Q66404	1041	
- 75	7590 07/25/2005			EXAMINER	
SUGHRUE, MION, ZINN, MACPEAK & SEAS PLLC			LE, VIET Q		
2100 Pennsylvania Avenue, N.W. Washington, DC 20037-3213		ART UNIT	PAPER NUMBER		
Washington, D	C 20037-3213		2667		
			DATE MAILED: 07/25/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		09/975,961	LESPAGNOL, ALBERT			
	Office Action Summary	Examiner	Art Unit			
		Viet Q. Le	2667			
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover sheet with the o	correspondence address			
A SH THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by stature to reply within the set or extended period for reply will, by stature ply received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	1. 1.136(a). In no event, however, may a reply be tireply within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from ute, cause the application to become ABANDONE	mely filed ys will be considered timely. I the mailing date of this communication. ED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 15	October 2001.				
2a)□	This action is FINAL . 2b)⊠ This action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-7 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-7 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.					
Applicati	on Papers					
10)⊠	The specification is objected to by the Examination The drawing(s) filed on 15 May 2001 is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the I	a)⊠ accepted or b)□ objected to ne drawing(s) be held in abeyance. Se ection is required if the drawing(s) is ob	e 37 CFR 1.85(a). sjected to. See 37 CFR 1.121(d).			
Priority ι	ınder 35 U.S.C. § 119					
12)⊠ a)i	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure see the attached detailed Office action for a list	nts have been received. nts have been received in Applicati iority documents have been receive au (PCT Rule 17.2(a)).	ion No ed in this National Stage			
Attachmen		n□	(DTO 440)			
2) 🔲 Notic 3) 🔯 Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 r No(s)/Mail Date <u>10/15/2001</u> .	4) Interview Summary Paper No(s)/Mail Di 5) Notice of Informal F 6) Other:				

Art Unit: 2667

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-7 are rejected under 35 U.S.C. 102(b) as being anticipated by Kozaki et al. (U.S. 5,365,519) hereinafter referred to as Kozaki.

Regarding claim 1, Kozaki disclosed a data packet switching node (Figure 1, switch 1) to be used in an asynchronous digital network, comprising:

An input stage (Figure 1, box 20), cutting data packets into segments of constant length (Figure 1, box 20, 300 Mb/sec is de-multiplexed down to 150 Mb/sec data streams),

A switching matrix for switching (Figure 1, switch matrix 1), said switching matrix having input ports (Figure 1, input ports Si0 to Si3) and output ports (Figure 1, output ports SoO to So3) supporting identical bit rates B (Bit rate of 150Mb/sec);

And an output stage reconstructing said data packets from said segments supplied by said output ports of said switching matrix (Figure 1, box 22, inputs coming from the switching matrix of 150 Mb/sec and combined to any higher rate. In this figure, the higher rate is 300 Mb/sec);

Art Unit: 2667

Wherein

Said input stage comprises at least one input interface with a bit rate equal to a multiple of B, ki*B, and means for splitting data packets received on said interface into segments distributed to ki input ports of said switching matrix (Figure 1, box 20 having 1 input port at rate of 300 Mb/sec which is 2 times the rate of the switching matrix of 150 Mb/sec. The de-multiplexer split the rate to 2 outgoing rates of 150 Mb/sec each to the switching matrix);

Said output stage comprises at least one output interface with a bit rate equal to a multiple of B, ko*B, and means for reconstructing a data packet with a bit rate equal to ko*B by concatenating segments supplied by ko output ports of said switching matrix (Figure 1, box 22 having 2 output ports coming out from the switching matrix at rates of 150 Mb/sec. The multiplexer combines these 2 rates of 150 Mb/sec to a output port of 300 Mb/sec which is 2 times the 150 Mb/sec rate); and

ki*ko> 1 (Figure 1, box 20 and 22. Ki = 2 and Ko = 2. Ki*Ko=2*2=4).

Regarding claim 2, Kozaki disclosed a data packet switching node according to claim 1, said switching matrix further comprising:

A first memory location for storing an identifier representing the association between said input interface and said corresponding ki input ports (Figure 2, box 104. Column 5, lines 61-68 & Column 6, lines 1-2);

A second memory location for storing an identifier representing the association between said output interface and said corresponding ko output ports (Figure 2, box 104; Column 6, lines 18-24).

Art Unit: 2667

Regarding claim 3, Kozaki disclosed a data pocket-switching node according to claim 1, said switching matrix further comprising:

A buffer memory for storing segments belonging to a packet received at said input interface (Figure 2, Buffer memory 11),

Memory writing means for sequentially writing segments received on said ki input ports in said buffer memory (Figure 2, Box 101);

A translation table for determining the output interface to which said segments belonging to said packet must be switched (Figure 2, Control table 104);

A traffic management module for storing the address of the first segment of said packet in said buffer memory (Figure 2, control table 104 and Buffer 11; Column 5, lines 38-41);

Memory reading means for retrieving consecutive segments belonging to said packet in said buffer memory and cyclically assigning each of said segments to one of said ko output pods associated to said output interface (Figure 2, Buffer memory control circuit 10; Column 6, lines 18-38).

Regarding claim 4, Kozaki disclosed a data packet switching node according to claim 1, dedicated to be used in an ATM switch to switch fixed length data packets supplied on said input interface (Figure 1, switching unit 1; Column 4, lines 43-45).

Regarding claim 7, Kozaki disclosed a data packet switching node according to claim 2, wherein the association between each input interface and corresponding input ports, as well as the association between each output interface and corresponding output ports are dynamically configurable in said first and second memory location

Art Unit: 2667

(Figure 1, boxes 20, 21, 22, 23; Various different relationships between input ports and the switch input ports or output ports and the switch output ports can be arranged as long as the rate of the switch is operating at 150 Mb/sec).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 5 & 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kozaki in view of Prabhakar et al. (U.S. 6,351,466) hereinafter referred to as Prabhakar.

Regarding claim 5, Kozaki disclosed a data packet switching node switching at the same packet segment length (Figure 1, switch 1) to be used in an asynchronous digital network as described in claim 1 above.

Kozaki, however, fails to disclose a data packet switching node to be an IP router to switch variable length data packets.

Prabhakar disclose the switching system and method that are used in either ATM switches or IP router (Column 1, lines 6-12).

It would have been obvious to one having ordinary skills in the art at the time the invention was made to have an IP router that can route data packets at the same rate with input and output ports at higher rate using multiplexer and de-multiplexer devices,

Art Unit: 2667

the motivation being that using IP infrastructure of the IP router, the switch will be able to support IP packets.

Regarding claim 6, Kozaki, however, fails to disclose a data packet switching node used in an equipment providing both IP routing and ATM switching functions.

Prabhakar disclose the switching system and method that are used in either ATM switches or IP router (Column 1, lines 6-12).

It would have been obvious to one having ordinary skills in the art at the time the invention was made to have both an ATM switching functions and the IP routing functions that can route and switch data packets at the same rate with input and output ports, the motivation being that using an infrastructure supporting both IP routing and ATM switching function, the switch will be able to support IP routing packets and ATM switching function.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Viet Q. Le whose telephone number is 571-272-2246. The examiner can normally be reached on 8 AM -5 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chi Pham can be reached on 571-272-3179. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2667

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

VL

CHI PHAM

-EUNIUI UCA CENTED MEN